

BEST AVAILABLE COPY

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
21 June 2001 (21.06.2001)

PCT

(10) International Publication Number
WO 01/45155 A1

- (51) International Patent Classification⁷: H01L 21/331, 21/336, 29/06, 29/10, 29/78
- (74) Agent: STEVENS, Brian, T.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (21) International Application Number: PCT/EP00/12033
- (22) International Filing Date:
30 November 2000 (30.11.2000)
- (81) Designated State (*national*): JP.
- (25) Filing Language: English
- (84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).
- (26) Publication Language: English
- (30) Priority Data:
9929613.9 15 December 1999 (15.12.1999) GB
- Published:
— With international search report.
— Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.
- (71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventor: LUO, JiKui; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: MANUFACTURE OF SEMICONDUCTOR MATERIAL AND DEVICES USING THAT MATERIAL



WO 01/45155 A1

(57) Abstract: A method is described of manufacturing a semiconductor material having a zone (200) with p-conductivity type and n-conductivity type regions with dopant concentrations and dimensions such that, when the n- and p-conductivity type regions are depleted of free charge carriers the space charge per unit area of the regions balances at least to the extent that the resulting electric field is lower than that at which avalanche breakdown would occur in the area. The method starts with a semiconductor body having adjacent a first major surface (10b) a first semiconductor region (2) of one conductivity type. A mask (3, 4, 5) is provided on the first major surface, having at least one mask area masking a part (2a) of the first region. At least a part of the unmasked first region (2) is then removed to provide at least one opening (7) in the first region. Doped epitaxial semiconductor material (8; 81, 82; 8a) is selectively provided in the opening (7) so as to fill the opening and to provide at least a second region (8; 81, 8a) of the opposite conductivity type. Then material (8; 82; 8a) is removed from the first major surface (10b) using at least a part (4) of the mask as an etch stop layer so as to provide a planar surface.

DESCRIPTION

**MANUFACTURE OF SEMICONDUCTOR MATERIAL AND DEVICES USING
THAT MATERIAL**

5

This invention relates to a method of manufacturing a semiconductor material and to semiconductor devices manufactured using that material. In particular, this invention relates to a method of manufacturing a semiconductor material having an area or zone formed of first regions of one conductivity type
10 interposed with second regions of the opposite conductivity type with the dopant concentration and dimensions of the first and second regions being such that, when the area is depleted in a high voltage mode of operation, the space charge per unit area in the first and second regions balances at least to the extent that the electric field resulting from the space charge is less than the
15 critical field strength at which avalanche breakdown would occur in that area. The area thus provides a voltage-sustaining space charge zone when depleted.

Semiconductor devices having such zones are disclosed in United
20 States Patent No. US-A-4754310 (our reference: PHB32740). As set out in US-A-4754310, the provision of such a zone within a semiconductor device enables the individual dopant concentrations and thicknesses of the first and second regions to be controlled so that the effective dopant concentration of the area can be increased independently of the desired breakdown voltage so
25 that the series resistivity of the area is approximately proportional to the breakdown voltage rather than to the square of the breakdown voltage as is the case in conventional devices. The achievement of a lower on-resistance device for a given breakdown voltage is particularly advantageous for high voltage MOSFETs and IGBTs. Other embodiments of semiconductor devices
30 having such zones are disclosed in United States Patent No. US-A-5438215 and International Patent Publication No. WO-A-97/29518. The whole

contents of US-A-4574310, US-A-5438215 and WO-A-97/29518 are hereby incorporated as reference material.

As described in US-A-4754310, US-A-5438215 and WO-A-97/29518, epitaxial refill of etched openings may be used to interpose regions of one conductivity type with regions of the opposite conductivity type where the semiconductor device is to be a vertical device, that is where the main current flow path is between first and second major opposed surfaces of the semiconductor device. Neither US-A-4754310 nor US-A-5438215 suggests how such epitaxial refill may be carried out. Figures 7A to 7B of WO-A-97-29518 suggest using repeated epitaxy with ion implantation of the opposite type dopant at each epitaxial stage. However, the number of steps involved in this process makes it expensive and, moreover, it is difficult to control the repeated epitaxy and ion implantation processes to achieve the required space charge balancing discussed above.

15

It is an aim of the present invention to provide a low-cost, straightforward process for manufacturing a semiconductor material having such an area.

According to one aspect of the present invention, a zone having p-conductivity type and n-conductivity type regions with dopant concentrations and dimensions such that, when the n and p-conductivity type regions are depleted of free charge carriers, the space charge per unit area of the regions balances at least to the extent that the resulting electric field is lower than that at which avalanche breakdown would occur in the area is manufactured by selective epitaxial deposition after which the semiconductor surface is planarised using as an etch stop a mask used to assist selective deposition.

According to another aspect of the present invention, a zone having p-conductivity type and n-conductivity type regions with dopant concentrations and dimensions such that, when the n and p-conductivity type regions are depleted of free charge carriers, the space charge per unit area of the regions balances at least to the extent that the resulting electric field is lower than that at which avalanche breakdown would occur in the area is manufactured by

30

selective epitaxial deposition into at least one opening after which the semiconductor surface is planarised using as an etch stop a mask used to enable definition of the at least one opening.

According to further aspects of the present invention, there are provided
5 a method as set out in claim 1 and a method as set out in claim 9.

Methods embodying the present invention provide a simple way for forming a voltage sustaining zone. A method embodying the present invention may be used to manufacture a high voltage MOS device, for example a MOSFET or IGBT, in which the zone forms at least part of the drain drift or
10 drain extension region and requires only one more mask stage than is required for the manufacture of high voltage MOS devices which do not have such a zone.

Other advantageous technical features in accordance with the present invention are set out in the appended dependent claims.

15

Embodiments of the present invention will now be described, by way of example, with reference to the accompanying diagrammatic drawings, in which:

Figures 1 to 5 show cross-sectional views of part of a semiconductor
20 body for illustrating various steps in a first embodiment of a process in accordance with the present invention for manufacturing a semiconductor material;

Figure 6 shows a cross-sectional view of part of a vertical high voltage MOS device manufactured using the semiconductor material shown in Figure
25 5;

Figures 7 to 9 show cross-sectional views of part of a semiconductor body to illustrate steps replacing those shown in Figures 3 to 5 in a second embodiment of a process in accordance with the present invention for manufacturing a semiconductor material;

Figure 10 shows a cross-sectional view through part of a high voltage MOS device manufactured using the semiconductor material shown in Figure
30 9;

Figure 11 shows a cross-sectional view through part of a semiconductor body to illustrate a further modification of the method described above with reference to Figures 1 to 5 or Figures 1, 2 and 7 to 9;

Figure 12 shows a cross-sectional view through a semiconductor body
5 to illustrate another modification that may be applied to the methods shown in Figures 1 to 5 or Figures 1, 2 and 7 to 9;

Figure 13 shows a cross-sectional view through part of a high voltage MOS device manufactured using the semiconductor material shown in Figure 12;

10 Figure 14 shows a top-plan view of part of a high voltage MOS device manufactured using a method in accordance with the present invention with surface layers subsequent to the gate being omitted in the interests of clarity; and

Figure 15 shows a top-plan view, with the surface layers over the gate
15 omitted, of a source cell of a high voltage MOS device to illustrate a modification of the layout shown in Figure 14.

It should be understood that the Figures are not to scale and that relative dimensions and proportions of parts in the figures have been shown exaggerated or reduced in size for the sake of clarity and convenience. The
20 same reference signs are generally used to refer to corresponding or similar features in the different embodiments to be described below.

Figure 1 shows a monocrystalline silicon semiconductor body 10
25 consisting of a relatively highly doped substrate 1 of one conductivity type (n+ conductivity type in this example) on which is provided a relatively lowly doped epitaxial layer 2 of the same conductivity type (n- conductivity type in this example).

A thermal oxide layer 3 having a thickness of, typically, between 30 and 50 nanometres is grown on a surface 10b of the semiconductor body 10. A
30 silicon nitride layer 4 is then deposited on the thermal oxide layer 3 using low pressure chemical vapour deposition (LPCVD) to provide a layer thickness of 100-150 nanometres. A silicon oxide layer 5 having a thickness of 100-200

nanometres is then provided on the silicon nitride layer 4 by chemical vapour deposition (CVD). Conventional photolithographic and etching techniques are used to define a dry etching mask 6 on top of the oxide layer 5.

A conventional silicon anisotropic etching process, for example a dry
5 plasma etch using SF₆ and O₂ and optionally also CHF₃ is then used to etch openings 7 extending, in this example, completely through the epitaxial layer 2 to the substrate 1 so as to leave regions 2a of the epitaxial layer. The mask 6 is then removed to produce the structure shown in Figure 2 and the etched surface is then cleaned. The cleaning may be carried out by thermally growing
10 a thin sacrificial oxide layer to eliminate polymers formed as a result of the anisotropic etch and then removing the sacrificial oxide layer using a wet etch process such as a BHF solution. Other cleaning processes are described in "VLSI Technology", Second edition, by S.M. Sze published in 1988 (ISBN 0-07-100347-9) at paragraph 1.5.1 at pages 44 and 45.

15 Once the etched surfaces have been cleaned, silicon of the opposite conductivity type, p-conductivity type in this example, is selectively epitaxially grown in the openings 7 as shown in Figure 3. As another possibility the cleaning may be carried out using HCl at the beginning of the selective epitaxy.

20 In this example, selective epitaxial deposition is achieved by a chemical vapour deposition process which provides silicon atoms with high surface mobility so that the silicon atoms migrate to sites on the exposed single crystal silicon where nucleation is favoured. Silicon mobility, and hence selective deposition on silicon, is enhanced by the presence of halides with, where the
25 halide is chlorine, the selectivity increasing with the number of chlorine atoms. A good silicon source is SiHCl₃ because it has a high chlorine content but requires a lower deposition temperature than SiCl₄. SiH₂Cl₂ and SiH₄ (silane) may also be used if hydrogen chloride or chlorine is added to the deposition gases, although this may result in a lower deposition rate. Other
30 silicon halides such as SiHBr₃ and SiBr₄ may also be used.

In this example, doping (using boron ions) is carried out during deposition to enable good control over the dopant concentration.

The p-conductivity type epitaxial material is selectively deposited to form a layer 81 having a thickness in the range of 0.5 to 5 micrometres on the side walls 7a of the openings 7. The dopant concentration of the layer 81 is typically in the range $1 \times 10^{15} \text{cm}^{-3}$ to $1 \times 10^{16} \text{cm}^{-3}$. As shown in Figure 3, the p-conductivity type layer 81 grows on both the side walls 7a and also forms bottom portions 81a on the bottoms 7b of the openings 7.

After selective epitaxial deposition has been carried out for the required time to produce the above-mentioned thickness for the layer 81, the dopant is changed to an n-conductivity type dopant, typically phosphorus and selective deposition continues so that n-conductivity material is grown on the selectively deposited p-conductivity type epitaxial layer 81. Typically, the dopant concentration is in the region of $1 \times 10^{15} \text{cm}^{-3}$. Epitaxial growth of the n-conductivity type material is continued until n-conductivity type regions 82 which extend up over the edge of the openings 7 onto the oxide layer 5 are provided. The reason for continuing the growth to this extent is that the deposition tends to occur faster adjacent the walls 7a of the openings 7 and so there may be a dip in the centre of the epitaxial region 82. Continuing the epitaxial deposition until the region 82 grows over onto the edge of the oxide layer 5 ensures that the level of the epitaxial region 82 at the centre of the opening 7 will not be lower than the bottom of the layer 3.

Once the selective deposition has been completed as shown in Figure 4, a conventional chemical mechanical polishing is carried out. As described in section 1.4.3 at pages 41 and 42 of the aforementioned book entitled "VLSI Technology" by S.M. Sze, the polishing may be carried out in a polishing machine which uses a polishing slurry consisting of a colloidal suspension of fine (10 nanometre diameter) silicon dioxide particles in an aqueous solution of sodium hydroxide. The polishing process is stopped at the silicon nitride layer 4 which acts as an etch stop layer. A slight overpolish may be effected to ensure a planar surface.

The silicon nitride layer 4 and underlying oxide layer 3 are then removed using known selective etching processes which etch silicon nitride and silicon oxide selectively with respect to silicon. Typically, the silicon nitride

layer is selectively removed using a $\text{CF}_4 + \text{O}_2$ plasma etch while the silicon oxide is selectively removed using buffered HF.

Figure 5 shows the resulting semiconductor material 100. Although Figure 5 shows a step in the surface 100b between the regions 81 and 82 and the regions 2a, in practice this step can be well controlled to be under 100 nanometres which, for the purposes of high voltage power MOS devices, can be considered to constitute a planar surface.

As can be seen from Figure 5, at this stage the bottom portions 81a of the p-conductivity type regions 81 have disappeared so that the n-conductivity type regions 82 extend to the n+ substrate 1. The reason for this is the diffusion of dopant out of the highly doped substrate 1 during the relatively high temperature selective deposition of the regions 82. If necessary, a short thermal anneal may be carried out to ensure this out-diffusion of dopants so that the regions 82 contact the n-conductivity type substrate 1 to provide an n-conductivity type path between the major surfaces 10a and 10b of the semiconductor material. Subsequent heat treatments such as growth of the gate oxide will also contribute to the out-diffusion process.

The dimensions and dopant concentrations of the epitaxial regions 2a, 81 and 82 of the zone 200 shown in Figure 5 are selected such that, under high voltage operation, the zone 200 formed by these regions can be depleted of free charge carriers in such a manner that the space charge per unit area balances out at least to the extent that the electric field resulting from the space charge is less than the critical field strength at which avalanche breakdown would occur in the area defined by the regions 2a, 81 and 82. The use of the polishing process described above enables, after removal of the layers 4 and 5, the original silicon surface 10b (with the very small step discussed above with reference to Figure 5) to be re-established so allowing good control over and determination of the depth of the charge-balanced zone 200 by the depth to which the openings 7 were etched and/or the thickness of the epitaxial layer 2.

The semiconductor zone 200 formed by the regions 2a, 81 and 82 may be used to form the drain drift or drain extension region of a vertical power

MOS device. Figure 6 shows a cross-sectional view through part of a vertical power MOS device M formed using the material 100 shown in Figure 5. This device is formed using conventional DMOS fabrication techniques. Thus, initially a gate oxide 14a is grown on the surface 100b followed by a doped polycrystalline silicon gate layer 14b. These layers are patterned using conventional photolithographic techniques to define a gate structure G which, in this example, extends over the surface area in which the openings 7 were formed so that the gate structure G extends entirely over the epitaxially deposited regions 82 but only partially over the regions 81 as shown in Figure 6. It will thus be appreciated that, in this example, the openings 7 and the gate structure G will have the same geometry when viewed in plan, that is when looking down on the surface 10b of the semiconductor body 10. Generally, the openings 7 form a single continuous trench and the gate structure G defines a mesh or grid-like structure.

A source cell SC is formed, in known manner, in each opening in the grid-like structure of the gate G. Thus, opposite conductivity type impurities are implanted using the gate structure G as a mask. After a thermal process to drive in the implanted dopants to form body regions 12 as shown in Figure 6, impurities of the one conductivity type, n-conductivity type in this example, are implanted again using the gate G as a mask and driven in to define source regions 13 as in the conventional double diffused DMOS process so that the length of a channel accommodating region in each body region under the gate structure G is defined by the double diffusion process. A relatively highly doped region 11 of the opposite conductivity type is formed in the centre of each source cell SC. These regions 11 may, as shown in Figure 6, be relatively deep regions to control, in known manner, the breakdown voltage behaviour of the MOS device or may be relatively shallow regions provided simply to enable good ohmic contact to the body regions 12. Where the regions 11 are relatively deep regions then they may be formed either before or after the body regions 12. Generally, where the regions 11 are shallow regions simply provided to enable good ohmic contact to the body regions 12 then they will be formed after the source regions 13. The regions 11 may

overdope the source regions 13 or the central region 11 of each source cell SC may be masked during the introduction of the impurities to form the source regions 13.

An oxide layer (generally TEOS) is then deposited over the gate structure G and etched using known photolithographic techniques to define contact windows over each source cell SC and also, although not shown in Figure 6, a contact window for enabling metallisation to contact the gate structure G. Metallisation, typically aluminium, is then deposited and patterned using known photolithographic techniques to define source metallisation 16 which, in each source cell SC, electrically shorts the source region 13 to the corresponding region 11 to inhibit parasitic bipolar action. Although not shown in Figure 6, a passivating layer is generally provided over the metallisation 16 and a final photolithographic step carried out to form contact windows in the passivating layer to enable connection of electrodes to the source metallisation 16 and the gate structure G. The substrate 1 is then thinned to the required thickness, typically 200-250 micrometres and drain metallisation 17 deposited onto the rear surface 10'a.

It will be appreciated that Figure 6 shows only part of the active area of the high voltage or power MOS device and that, in practice, the high voltage or power MOS device will consist of many thousands of parallel-connected source cells SC sharing a common drain region 1.

As is conventional in the art, the power MOS device will also generally be provided with edge termination or field relief in the form of diffused regions such as Kao's rings or the like and/or field plates surrounding the active area containing the source cells.

As shown in Figure 6, the epitaxial regions 82 together form the drain drift or extension region of the vertical power MOS device M. These regions 82 are relatively highly doped and therefore provide a relatively low resistivity current path and thus a low on-resistance for the MOS device. However, at the same time, the dopant concentration and dimensions of the regions 2a, 81 and 82 are such that when a reverse biasing voltage is applied between the source and drain electrodes with no gate voltage applied, that is when the

MOS device M is non-conducting, the regions 2a, 81 and 82 are depleted of free charge carriers in a manner that space charge balancing between the regions 2a, 81 and 82 occurs as discussed in US-A-4754310 such that the electric field resulting from the overall space charge is less than the critical electric field at which avalanche breakdown would occur in the zone 200. Thus, a low on-resistance power MOS device is provided which is capable of withstanding high reverse voltages.

A second embodiment of a process in accordance with the present invention will now be described with reference to Figures 7 to 10.

10 In this embodiment, the epitaxial layer 2 is of the opposite conductivity type, p conductivity type in this example, to the substrate 1. Openings 7 are etched into the epitaxial layer 2 as described above with reference to Figure 2. Selective deposition of material of the one conductivity type, n conductivity type in this example, into the openings 7 is then commenced as described above with reference to Figure 3. However, in this embodiment, the selective deposition is continued until the openings 7 are completely filled and the one conductivity type material 8 steps up onto the surface of the oxide layer 5 as shown in Figure 7. A chemical mechanical polishing is then carried out as described above with reference to Figure 4 stopping at the silicon nitride layer 4 so as to produce the structure shown in Figure 8. The silicon nitride layer 4 and oxide layer 3 are then selectively removed as described above with reference to Figures 4 and 5 to result in the semiconductor material 201 shown in Figure 9. Again, as explained above with reference to Figure 5, the step in the surface 100b can be well controlled to be under 100 nanometres.

25 Conventional DMOS fabrication techniques may then be carried out in a manner similar to that described above with reference to Figure 6 so as to produce the MOS device M' structure shown in Figure 10. It will be appreciated that the MOS device structure shown in Figure 10 differs from that shown in Figure 6 in that only one conductivity type of material is selectively deposited into the openings 7.

30 In the above-described embodiments, the regions 8 or 82 rather than the regions 2a are selectively deposited. This has the advantage that the

relatively more highly doped regions 8 or 82 are formed after the more lowly doped regions 2a and so the possibility of undesired diffusion of dopants should be reduced. Where this is not a problem, then the regions 2a rather than the regions 82 may be selectively epitaxially deposited so that the gate structure G is formed over the remaining portions 2a of the epitaxial layer 2 rather than over the selectively deposited regions 8. This would, of course, mean that where the gate G has a mesh-like structure then the etched openings 7 will be in the form of discrete individual openings rather than, as in the case for Figure 6, in the form of a trench defining a mesh or grid.

In the MOS devices shown in Figures 6 and 10, the one conductivity type epitaxial regions 82 extend beneath the majority of the gate electrode structure and the body regions 12 abut or slightly overdope the regions 82 so as to maximise the extent of the drain drift region and thus provide a good conductive path to the drain region in the on state.

As another possibility, where the method described with reference to Figures 7 to 9 is used, the vertical MOS device may be formed without the need for the body regions 12. In this case a threshold adjustment implant of opposite type impurities (p type in this example) is first of all carried out to bring the dopant concentration at the surface of the opposite conductivity type regions 2a up to the concentration required for the channel accommodating portion. After the threshold adjustment implantation, the gate oxide layer 14a and polycrystalline silicon gate conductive layer 14b are deposited and defined as described above to form the gate structure centred over the selectively epitaxially deposited regions 8 so that the gate structure G overlaps onto the adjoining opposite conductivity type regions 2a. Impurities of the one conductivity type are then introduced using the gate structure as a mask and driven in to form the source regions 13 so that each channel accommodating portion is defined between the source region and the closest edge 8' of the adjacent selectively deposited epitaxial region 8. The remaining steps in the formation of the MOS device are the same as those described above with reference to Figure 6. It will, however, be appreciated by those skilled in the art that this MOS device structure requires very precise control of the threshold

implantation and very precise alignment of the gate structure G with the selectively epitaxially deposited regions 8 to ensure precise control of the conduction channel length and to avoid punch-through problems.

In each of the above-described embodiments, the MOS device is a MOSFET and generally the one conductivity type will be n-conductivity type so that the MOSFET is an n-channel MOSFET. It will, however, be appreciated that the conductivity types could be reversed so that the MOSFET is a p-channel MOSFET. Also, with the use of an appropriate threshold adjusting implant the MOSFET could be a normally on (depletion mode) rather than a normally off (enhancement mode) MOSFET. The present invention enables the on-resistance to be reduced without adversely affecting the breakdown voltage and is particularly advantageous in majority carrier devices such as MOSFETs where there is no possibility of the use of conductivity modulation by minority carriers to reduce the on-resistance. However, the present invention may also be applied to MOS devices such as insulated gate bipolar transistors (IGBTs) which employ conductivity modulation if the substrate 1 is formed so as to be of opposite conductivity type to the drain drift region.

Figure 11 shows a cross-sectional view at a stage similar to that shown in Figure 2 to illustrate a modification that may be applied to the method described above with reference to Figures 1 to 6 or Figures 7 to 10. In this modification, after etching and cleaning of the openings 7, a thin dielectric layer 20 is formed on the side walls 7a of the openings 7. This may be achieved by, for example, growing a thin thermal oxide on the surface structure and then carrying out an anisotropic etch to remove the oxide from the bottom surfaces 7b of the openings 7. This dielectric layer 20 serves to provide isolation between the regions 2a and the material later selectively deposited into the opening 7 so as to reduce the possibility of diffusion of dopants between the two regions. The provision of such relatively thin dielectric layers is allowable because the current flow path is parallel to not across these dielectric layers. Provided that the dielectric layer is much thinner than the width of the opposite conductivity type regions, then it will not affect the breakdown voltage nor the on-resistance of the device.

Figure 12 shows a view comparable to Figure 7 to illustrate a further modification. In this example, the epitaxial layer 2 is of the same conductivity type as the substrate 1 and etching of the openings 7 is carried out using a less than completely anisotropic etching process which results in the openings 7 and thus the subsequent selectively deposited epitaxial regions 8a widening away from the substrate 1. In this example, as shown in Figure 13, the MOS device is formed so that the insulated gate G is provided over the remaining regions 2a of the epitaxial layer 2 so that the drain drift region widens towards the substrate or drain region 1 enabling a more even spread of the electric field and so enabling an even higher reverse breakdown voltage. A similar effect may be achieved by, for example, in the arrangements shown in Figure 6 or 10, controlling the amount of dopant impurities introduced to form the selectively deposited epitaxial region 82 or 8 so that the dopant concentration decreases away from the drain region.

In each of the methods described above, after the selected deposition, the surface is planarised by using a chemical-mechanical polishing which is stopped at the etch stop layer 4. In the embodiments described above, the etch stop layer 4 is a silicon nitride layer. However, any other material that enables selective removal by polishing of silicon and oxide may be used. In addition, other planarising techniques may be used in place of the chemical-mechanical polishing. For example, after the selective deposition, the surface structure may be planarised by applying a spin-on glass or other flowable composition to obtain a planar surface and etching the entire surface using an etching process which etches the spin-on layer, monocrystalline silicon and silicon dioxide at the same rate. Again, the end point of the etching is defined by an etch stop layer such as the layer of silicon nitride mentioned above. This end point can be detected by detecting the first occurrence of material present in the etch stop layer but not in the other material in the matter etched from the surface.

The MOS devices described above may have any known geometric layout. For example, the MOS devices may have a stripe geometry with a plurality of elongate gate structures arranged parallel to one another.

Alternatively the gate structure may have a mesh- or grid-like arrangement which may have a square or hexagonal configuration so that the source cells form a close packed array of square or hexagonal source cells. Figure 14 shows a top plan view (with a source metallisation removed) of four source cells SC of the MOS device shown in Figure 10 to illustrate such a square configuration. As can be seen from Figure 14, the boundary B between the epitaxial regions 2a and 8 lies between that of the gate structure G and the corresponding source region 13. It will, however, be appreciated that this boundary B need not necessarily be at this point and that the only restriction on the location of this boundary is that there is a sufficient conductive path for majority carriers leaving the conduction channel region to the drain region.

In the embodiments described above the opposite conductivity type first and second regions have dimensions commensurate with the size of the source cells. Thus, for example, in the embodiment shown in Figure 10 the width W1 of the regions 2a is comparable to the width of the source cells SC while the width W2 of the regions 8 is comparable (somewhat smaller than) the width of the gate structure G. It will be appreciated, however, that this need not be the case and that the openings 7 formed in the epitaxial layer 2 may be very much smaller than the size of the source cells SC and the gate array G so that, for example, as shown schematically by the top plan view shown in Figure 15, the voltage sustaining zone 200 has a plurality of columnar type regions X of one conductivity type formed by selective deposition in a region Y of the other conductivity type.

Also, the voltage sustaining zone 200 need not extend through the entirety of the drain drift region provided that the conductive path to the drain region 1 is assured. For example, the openings 7 need not extend entirely through the epitaxial layer 2 and/or a further epitaxial layer may be deposited over the entirety of the zone 200 after the silicon nitride and oxide layers 4 and 3 have been removed following the selective deposition.

The interposed different conductivity regions may have any shape and distribution that can be achieved by the above-described etching and selected deposition process provided that the dopant concentrations and thicknesses in

the voltage sustaining direction of those regions are such that when the area is depleted under high reverse voltage, the space charge per unit area balances out at least to such an extent that the overall electric field is less than the critical field that would result in avalanche breakdown of the area, and
5 provided that there exists a conductive path for majority carriers from the channel accommodating portion to the drain region.

In the above-described MOS devices, the gate structure G is formed on the surface 100b. However the present invention may be applied to so-called TRENCH devices where the gate structure is formed in a trench extending into
10 the surface 100b.

The present invention may also be applied to lateral devices such as disclosed in, for example, US Patent US-A-5,473,180. The present invention may also be applied to other majority carrier semiconductor devices requiring a voltage sustaining area, for example high voltage Schottky diodes.

15 In most devices in accordance with the present invention, the region 2 (in which openings 7 are etched and then filled with the selectively provided epitaxial material) will be an epitaxial semiconductor region. However, the region 2 in some devices may be bulk semiconductor material, for example a region of a homogeneously doped monocrystalline wafer. The homogeneous
20 doping concentration of the wafer can be determined precisely by, for example, neutron transmutation doping in known manner. This original homogeneous doping of the wafer can be kept for the region 2 that adjoins one major surface 10b of the wafer, while additional dopant of either conductivity type may be implanted and/or diffused at the opposite major
25 surface to form a highly doped region 1.

From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the design, manufacture and use of semiconductor devices, and which may be
30 used instead of or in addition to features already described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of the disclosure of the

present invention also includes any novel feature or any novel combination of featured disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it relates to the same invention as presently claimed in any claim and whether or not it mitigates any or all of the same technical
5 problems as does the present invention. The applicants hereby give notice that new claims may be formulated to any such features and/or combinations of such features during the prosecution of the present application or of any further application derived therefrom.

CLAIMS

1. A method of manufacturing a semiconductor material having a
5 zone having p-conductivity type and n-conductivity type regions with dopant
concentrations and dimensions such that, when the n and p-conductivity type
regions are depleted of free charge carriers the space charge per unit area of
the regions balances at least to the extent that the resulting electric field is
lower than that at which avalanche breakdown would occur in the area, which
10 method comprises the steps of:
- (a) providing a semiconductor body having first and second opposed
major surfaces and having adjacent the first major surface a first
semiconductor region of one conductivity type;
 - (b) providing on the first major surface a mask having at least one
15 mask area masking a part of the first region;
 - (c) removing at least a part of the unmasked first region to provide at
least one opening in the first region;
 - (d) selectively providing doped epitaxial semiconductor material in
the at least one opening so as to fill the at least one opening and to provide at
20 least a second region of the opposite conductivity type; and
 - (e) removing material from the first major surface using at least a
part of the mask as an etch stop layer so as to provide a planar surface.
2. A method according to claim 1, which comprises carrying out
25 step (d) by selectively depositing epitaxial semiconductor material in the at
least one opening so as to fill the opening with epitaxial semiconductor
material of the opposite conductivity type to the first region.
3. A method according to claim 1, which comprises carrying out
30 step (d) by selectively depositing a first layer of epitaxial semiconductor
material of the opposite conductivity type on the walls of the opening and then
selectively depositing epitaxial semiconductor material of the one conductivity

type into the at least one opening so as to fill the opening such that, after step (e), the at least one opening contains regions of the opposite conductivity type separated by a region of the one conductivity type.

5 4. A method according to any one of the preceding claims, which comprises carrying out step (e) by using a chemical-mechanical polishing process or by applying a planarising layer and then using an etching process which etches the planarising layer at substantially the same rate as the epitaxial semiconductor material.

10

 5. A method according to any one of the preceding claims, which comprises providing a dielectric layer on side walls of the at least one opening before carrying out step (d).

15

 6. A method according to any one of the preceding claims, which comprises providing as at least a part of the mask a silicon nitride layer to provide the etch stop.

20

 7. A method according to claim 6, which comprises providing the mask as alternate layers of silicon oxide and silicon nitride.

25

 8. A method according to any one of the preceding claims, which comprises carrying out step (c) so that the at least one opening flares outwardly towards the first major surface.

30

 9. A method of manufacturing a high voltage MOS device, which comprises providing a semiconductor body having a zone manufactured using a method in accordance with any one of the preceding claims, providing the semiconductor body with source and drain regions and an insulated gate structure for controlling a conduction channel accommodating region extending between the source region and the zone whereby regions in the

zone of the same conductivity type provide a conductive path from the channel accommodating region to the drain region.

10. A method according to claim 9, which comprises carrying out
5 steps (b) and (c) so that the at least one opening defines a trench and providing the insulated gate structure so as to define the channel accommodating region in epitaxial material provided in the trench.

11. A method according to claim 9, which comprises carrying out
10 steps (b) and (c) so that the at least one opening defines a trench and providing the insulated gate structure so as to define the channel accommodating region in the first region.

12. A method according to any one of claims 9 to 11, which
15 comprises providing the source and drain regions at opposite ones of the first and second major surfaces.

1/6




FIG. 1




FIG. 2







FIG. 3

2/6



3/6




FIG. 7




FIG. 8




FIG. 9

6/6




FIG. 14




FIG. 15

INTERNATIONAL SEARCH REPORT

Intern Application No
PCT/EP 00/12033

A. CLASSIFICATION OF SUBJECT MATTER		
IPC 7 H01L21/331 H01L21/336 H01L29/06 H01L29/10 H01L29/78		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 4 700 460 A (DOLNY GARY M ET AL) 20 October 1987 (1987-10-20)	1,2,4-8
Y	the whole document	9-12
Y	US 4 754 310 A (COE DAVID J) 28 June 1988 (1988-06-28) cited in the application the whole document	9-12
Y	US 5 578 508 A (BABA YOSHIRO ET AL) 26 November 1996 (1996-11-26) figure 2	9-12
Y	EP 0 314 465 A (NIPPON ELECTRIC CO) 3 May 1989 (1989-05-03) figure 1	9-12
	-/--	
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.		
* Special categories of cited documents : *A* document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *Z* document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
11 April 2001		20/04/2001
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax (+31-70) 340-3016		Authorized officer Wolff, G

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 00/12033

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>US 4 859 621 A (EINTHOVEN WILLEM G) 22 August 1989 (1989-08-22) figure 4</p> <p>-----</p>	1-12

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 00/12033

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4700460 A	20-10-1987	US 4641164 A	03-02-1987
		DE 3779280 A	25-06-1992
		DE 3779280 D	25-06-1992
		EP 0273047 A	06-07-1988
		JP 8028502 B	21-03-1996
		JP 1500312 T	02-02-1989
		KR 9503934 B	21-04-1995
		WO 8707432 A	03-12-1987
US 4754310 A	28-06-1988	GB 2089119 A	16-06-1982
		DE 3173754 D	20-03-1986
		EP 0053854 A	16-06-1982
		JP 1630703 C	26-12-1991
		JP 2054661 B	22-11-1990
		JP 57124469 A	03-08-1982
US 5578508 A	26-11-1996	JP 7122745 A	12-05-1995
		KR 178824 B	20-03-1999
EP 0314465 A	03-05-1989	DE 3856174 D	10-06-1998
		DE 3856174 T	03-09-1998
		JP 2000370 A	05-01-1990
		JP 2729062 B	18-03-1998
		US 5045900 A	03-09-1991
US 4859621 A	22-08-1989	US 4929987 A	29-05-1990

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.